首页|资源下载
登录|注册

您现在的位置是:电子研发网 > 资源下载 > 高速高阻抗模拟电路的印制电路板设计

高速高阻抗模拟电路的印制电路板设计

  • 资源大小:242
  • 上传时间: 2021-07-31
  • 上传用户:艾氏必
  • 资源积分:2 下载积分
  • 标      签: 印制电路板

资 源 简 介

为了保证高速模拟电路的带宽,必须尽量减小寄生电容;对印制电路板的寄生参数分别从集总参数电路理论和传输线理论进行了建模和分析;根据分析结果,采用去除地平面的方法,对高速高阻抗模拟电路的印制电路板进行了设计;实验结果表明,当电路输出阻抗不超过200Q时,输人为100MHz的脉冲时,通过特性阻抗匹配,可以保证信号质量和电路带宽;当电路输出阻抗很高时,则必须缩短走线的长度来降低寄生电容的大小以保证电路的带宽。

In order to guarantee the bandwidth of the analog circuit the parasitic capacitance must be reduced. The paramtlc problem is modeled and analyzed using the methods of lumped circuit theory and transmission line theory. According to analyzed results the PCB of high speed high impedance analog circuit is designed with the method of removing the ground plane. Experimental results show that if the output impedance is not large than 200 ohms, for 100MHz pulse input the signal quality and circuit bandwidth can he guaranteed through character istic impedance match; while the output impedance is large enough the circuit bandwidth must be guaranteed through shorten the route of the PCB to reduce the parasitic capacitance further.

相 关 资 源